

STUDY OF TREE MULTIPLIER USING REVERSIBLE LOGIC GATE

Ms. Minu Motaghare

*Electronics and Communication Engineering,
GHRAET, RTMN University,
Nagpur, India*

Prof. Shubhangini Ugale

*Electronics and Communication Engineering,
GHRAET, RTMN University,
Nagpur, India*

Abstract— Now A days reversible logic is used in various field and some of their applications are quantum computing, low power CMOS, DNA computing, nanotechnology, cryptography, digital signal processing (DSP), communication, computer graphics, quantum dot cellular automata. It is not possible to realize quantum computing without implementation of reversible logic. The reversible logic is designed with the significance to decrease depth of the circuits, the number of garbage outputs and quantum cost. This paper provides the basic reversible logic gates. These logic gates can be used for designing of more complex system having reversible circuits as a primitive component and which can execute more complicated operations using quantum computers. The basic building block of quantum computers is formed by reversible circuits because all quantum operations are reversible. The data relating to the primitive reversible gates which are available in literature and helps researches in designing higher complex computing circuits using reversible gates are represented by this paper.

Keywords— Reversible Logic Gate, Wallace Unsigned Multiplier, Reversible Circuit.

I. INTRODUCTION

The reversible logic operations do not erase (lose) information and dissipate very less heat. Demand of reversible logic is high in high speed power aware circuits. Interest of reversible circuit is high in , nanotechnology, quantum computing optical computing and low power CMOS design . Application of reversible logic is very high in quantum computers. Quantum network (or a family of quantum networks) can be viewed as a quantum computer. Quantum network can be consists of quantum logic gates; each [1]. An elementary unitary operation on one, two or more two–state quantum systems called qubits is performed by each gate. An elementary unit of information corresponding to the classical bit values 0 and 1 is represented by each qubit is reversible, Quantum networks effecting elementary arithmetic operations such as addition, multiplication and exponentiation cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly

irreversible) because any unitary operation is reversible. Thus, reversible logic Components can be made from quantum arithmetic. Serious problems for today’s computer chips are heat generation and power dissipation. The 30-year-long trend in microelectronics has been to increase both speed and density by scaling of device components. In the last decade the heat generation is reduced by higher level of integration and new fabrication processes during this trend. Quantum gates which are represented by unitary matrices have potentials to implement reversible logic circuits. A valid Quantum operation is represented by each quantum gate [2]. Each quantum gate must be unitary and hence must be reversible. Many classical logic gates are irreversible but quantum gates are reversible.

II. REVERSIBLE LOGIC GATE

If n is input and m output is logic gate and there is a one-to-one correspondence between its inputs and outputs, and then this type of logic gate is called to be reversible.

If and only if the (Boolean) function is objective then the gate is said to be reversible [3]. In other words, a gate is reversible if each of its input vector maps into a unique output vector and vice versa.

Following are basic reversible gates:

2.1 Feynman Gate

The Feynman gate which is a 2×2 gate and is also called as Controlled NOT and it is widely used for fan-out purposes. The inputs (A, B) and outputs $P=A$, $Q=A \oplus B$.




Fig 1: Feynman gate

2.2 Toffoli Gate

Toffoli gate which is a 3*3 gate with inputs (A, B, C) and outputs $P=A, Q=B, R=AB \oplus C$.




Fig 2 : Toffoli Gate

2.3 Peres Gate

Peres gate which is a 3*3 gate having inputs (A, B, C) and outputs $P = A; Q = A \oplus B; R = AB \oplus C$.




Fig 3 :Peres Gate

2.4 Haghparast Navi gate

Each output is annotated with the corresponding logic expression. It is 4*4 gate having inputs(A,B,C,D) and output $P=A, Q=B, R=AB \oplus C, S=(A \oplus B)C \oplus AB \oplus D$.




Fig 4 : Haghparast Navi gate

This paper proved that the proposed multiplier is better and optimized, compared to its existing counterparts with respect to the number of gates, constant inputs, garbage outputs, hardware complexity, and number of transistors required [4].

By using full adders and half adders in their reduction phase. This paper presented that Wallace high-speed multipliers half adders do not reduce the number of partial product bits.

Hence, reduction in the hardware complexity can be achieved by the number of half adders used in a multiplier reduction. This paper proposed a novel reversible multiplier and the aim of this paper was decrease the depth of the circuit. The proposed in this paper the depth of novel reversible multiplier is less and quantum cost is not increase or the number of garbage outputs with respect to previous counterparts. In proposed design, using Peres gates partial products were generated [5].

This paper provided the initial threshold to building of more complex system which can execute more complicated operations using reversible logic [6]. It is proved that the proposed multiplier architecture using the proposed TSG gate is better than the existing counterpart in literature in terms of reversible gates and garbage output.

III. UNSIGNED MULTIPLIER

Unsigned multiplier can be used for designing reversible multiplier. Unsigned multiplier means the binary. It is defined as the if we assume binary representation the number is implicitly positive, there is value between 0 to255 and no other value. There is no sign, from logic test represent only the value of high bit and not the sign.

3.1 Wallace Tree Multiplier

Reduction in number of partial products to be added can be achieved by using Wallace tree multiplier. Reduction in number of addition in critical path can be aimed using tree structure. Figure Below shows the architecture of 5 bit Wallace tree multiplier.




Fig 5: Architecture of 5 bit wallace tree multiplier

IV. CONCLUSION

Wallace tree multiplier method reduces partial product array. And it can be used for implementation of reversible multiplier with the use of reversible logic gate using pass transistor logic. By using reversible logic gate the number of transistor is reduced and hence hardware complexity is less. Due to these reasons, Reversible multiplier is better and most favorable method than other methods. There are many uses of reversible logics such as low power CMOS, nanotechnology, quantum computing and optical computing.

Reference

- [1] Hatkar A. P., Hatkar A. A., Narkhede N. P. "ASIC design of reversible multiplier circuit" 2014 IEEE Conference.
- [2] Ron S. Waters, Member, IEEE, and Earl E. 2008 IEEE Conference Jr., Fellow "A Reduced Complexity Wallace Multiplier Reduction" 2010 IEEE transaction
- [3] Fateme Naderpour, Abbas Vafaei "Reversible Multipliers: Decreasing the Depth of circuit" 2008 IEEE Conference.
- [4] Himanshu Thapliyal and M.B Srinivas "Novel Reversible Multiplier Architecture Using Reversible TSG Gate" 2006 IEEE
- [5] Prashant .R. Yelekar Prof. Sujata S. Chiwande" Introduction to Reversible Logic Gates & its Application". International Journal Vol. 6, Issue 6, No 1, November 2009
- [6] Md. Belayet Ali¹, Hosna Ara Rahman² and Md. Mizanur Rahman³"Design of a High Performance Reversible Multiplier" International Journal Vol. 8, Issue 6, No 1, November 2011